



UNITED STATES PATENT AND TRADEMARK OFFICE

2/2
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/041,092	12/28/2001	James S. Burns	42390P12492	2392
7590	06/20/2005		EXAMINER	
Leo V. Novakoski BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard, Seventh Floor Los Angeles, CA 90025-1026			CHEN, TSE W	
			ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 06/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/041,092	BURNS ET AL.
Examiner	Art Unit	
Tse Chen	2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 23 May 2005.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1,3-5,7-21 and 23-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1,3-5,7-21 and 23-30 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated May 23, 2005.
2. Claims 1, 3-5, 7-21, and 23-30 are presented for examination. Applicant has canceled claims 2, 6, and 22.

Claim Objections

3. Claims 1, 23, 27-28 are objected to because of the following informalities:
 - As per claim 1, “operating state” does not correspond to the antecedent “operating point” established on line 4 of claim 1.
 - As per claim 23, “the method of claim 23” should be “the method of claim 19”.
 - As per claim 27, “power deliver” should be “power delivery”; and “the power delivery system includes plural gate units to control power delivery to one or more power [delivery] systems” should be “the power delivery system includes plural gate units to control power delivery to one or more units of the execution pipeline”.
 - As per claim 28, “wherein each gate unit to indicate” should be “wherein each gate unit indicates”.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1, 3, 11-15, 19-21 and 23-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Soltis, Jr. et al., US Patent 6651176, hereinafter Soltis, in view of Huang et al., US Patent 6407595, hereinafter Huang.

6. In re claim 1, Soltis discloses a system [100] comprising:

- An execution pipeline [116].
- A power delivery unit [inherently, a power delivery unit in the broadest interpretation is needed to provide power] to provide power to the execution pipeline at a specified operating point [col.4, ll.40-56; col.5, l.66 – col.6, l.62; col.7, ll.14-56; full or low power state as related to bleed rate], a clock gating circuit [inherently, some clock gating circuit in the broadest interpretation is needed to control clock capacity with the lp-bits, requiring plural clock gate units for pipeline with multiple executing stage units] to control power delivery to one or more units of the execution pipeline [col.2, l.66 – col.3, l.40; col.4, ll.9-67; clock capacity related to lp-bits].
- A digital throttle [power dissipation controller 118] to estimate a power state [capacity 322], responsive to activity of the execution pipeline and the specified operating point, and to trigger a change in the operating point, responsive to the estimated power state reaching a first threshold [363] [col.4, ll.9-17, ll.40-56; col.5, l.66 – col.6, l.62; col.7, ll.14-56; col.8, ll.25-36; switch to low power state if capacity as determined by first power dissipation at full power state exceeds threshold].

7. Soltis did not disclose explicitly that the power delivery unit includes the clock gating circuit to control power delivery.

8. Huang discloses a system wherein the power delivery unit [fig.1] includes a clock gating circuit [13] to control power delivery [col.2, l.34 – col.3, l.16].

9. It would have been obvious to one of ordinary skill in the art, having the teachings of Soltis and Huang before him at the time the invention was made, to use the power delivery unit taught by Huang for the system disclosed by Soltis in order to provide the system wherein the power delivery unit includes a clock gating circuit to control power delivery to one or more units of the execution pipeline. One of ordinary skill in the art would have been motivated to make such a combination as it provides an efficient way to control processing temperature in a digital system [Huang: col.1, l.10 – col.2, l.10].

10. As to claim 3, Soltis discloses the system wherein the digital throttle comprises an activity monitor to estimate an activity level [first power dissipation] responsive to a signal [valid instructions] from the clock gating circuit, the activity monitor including a scaling unit [issue weight] to adjust the estimated activity level, responsive to the current operating state [col.2, l.66 – col.3, l.40; col.4, ll.9-67].

11. In re claim 11, Soltis and Huang discloses each and every limitation of the claim as discussed above in reference to claims 1 and 3.

12. As to claim 12, Soltis discloses the processor wherein the scaling unit includes a look-up table [119] and a multiplier, the look-up table to provide a scale factor [constants; i.e., weights] [col.4, ll.57-67] to the multiplier, responsive to the operating point of the processor [col.4, ll.9-25].

13. As to claim 13, the Examiner has taken Official Notice that it is well known in the art to specify an operating state [e.g., low or full power] by a voltage and a frequency [decreasing clock frequency decreases power consumption].

14. As to claim 14, the Examiner has taken Official Notice that it is well known in the art to increment values [e.g., comparative differences] in an accumulator.

15. As to claim 15, the Examiner has taken Official Notice that it is well known in the art to have multiple threshold comparisons in order to transition to different states.

16. In re claim 19, Soltis and Huang disclose each and every limitation as discussed above in reference to claims 1 and 11. Soltis and Huang disclose the processor; therefore, Soltis and Huang disclose the method of operating the processor. Additionally, Soltis discloses monitoring activity states for pipeline units of the processor [col.2, l.66 – col.3, l.40; col.4, ll.9-67].

17. As to claim 20, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 19. Additionally, Soltis discloses normalizing the scaled activity level relative to a first threshold and accumulating the normalized, scaled activity level for a series of clock intervals [col.2, l.66 – col.3, l.40; col.4, ll.9-67; fig.8; normalizing to target].

18. As to claim 21, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 19. Soltis did not disclose explicitly monitoring status signals provided by the gate units. It would have been obvious to one with ordinary skill in the art to monitor the activity states by monitoring the status signals provided by gate units associated with the pipeline units of the processor as the monitoring of the status signals is well-known in the art and suitable for use in the system disclosed by

Soltis. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to gauge the status of activity in the pipeline.

19. As to claims 23-24, Soltis discloses the method wherein adjusting the operating point of the processor comprises adjusting a frequency and voltage of the clock signal [col.2, l.66—col.3, l.40].

20. As to claim 25, Soltis discloses the method wherein estimating the activity level comprises adding a first or a second weight value to a sum, responsive to a pipeline unit being in a first or a second activity state, respectively and scaling the sum by a factor associated with the current operating point [col.2, l.66 – col.3, l.40; col.4, ll.9-67; col.7, l.14 – col.8, l.47].

21. As to claim 26, Soltis discloses the method wherein estimating the activity level comprises adding a weight to the sum to represent pipeline units that operate in a single activity state [col.2, l.66 – col.3, l.40].

22. In re claim 27, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 1, 11 and 19. Additionally, Soltis discloses a memory system to store instructions for execution [instruction cache 114].

23. As to claim 28, Soltis discloses the computer system wherein each gate unit indicates a first or second activity state for a unit of the execution pipeline, according to the unit's being active or inactive in a clock interval [col.6, ll.16-62; tagging of lp-bits].

24. As to claims 29 and 30, Soltis discloses each and every limitation as discussed above in reference to claim 25.

Art Unit: 2116

25. Claims 4 and 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Soltis and Huang as applied to claim 3 above, and further in view of Dunstan et al., US Patent 5694607, hereinafter Dunstan.

26. In re claims 4 and 7, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 3. In particular, Soltis discloses the system wherein the scaling unit includes a look-up table [119] to store scaling factors [constants; i.e., weights] [col.4, ll.57-67] and a multiplier to multiply the estimated activity level by the scaling factor associated with the current operating point [col.4, ll.9-25]. Soltis and Huang did not discuss multiple operating states.

27. Dunstan discloses a look-up table [70] to store values for a plurality of operating states [configurations] [col.7, ll.39-65].

28. It would have been obvious to one of ordinary skill in the art, having the teachings of Dunstan, Soltis and Huang before him at the time the invention was made, to use the look-up table taught by Dunstan for the system disclosed by Soltis and Huang in order to provide the system wherein the scaling unit includes a look-up table to store scaling factors for a plurality of operating points. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to track and control power consumption in a multiple operating state system [Dunstan: col.1, l.9 – col.2, l.51].

29. As to claim 8, Soltis discloses the system comprising a conversion circuit [part of 118] to determine a power state [capacity] from the adjusted activity level [col.4, ll.9-17, ll.40-56; col.5, l.66 – col.6, l.62; col.7, ll.14-56; col.8, ll.25-36].

30. As to claim 9, the Examiner has taken Official Notice that it is well known in the art to store values [e.g., comparative differences] in an accumulator.

31. Claims 5 and 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Soltis and Huang as applied to claims 3 and 11 above, and further in view of Niegel et al., US Patent 6512757, hereinafter Niegel.

32. In re claim 5, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 3. Soltis did not discuss weight units associated with the units of the pipeline.

33. Niegel discloses a system wherein a monitor unit comprises a plurality of weight units, each weight unit being associated with one of the units of execution pipeline and an adder to receive a first or second value from each weight unit [col.2, l.57 – col.2, l.31].

34. It would have been obvious to one of ordinary skill in the art, having the teachings of Niegel, Soltis and Huang before him at the time the invention was made, to use the weight units taught by Niegel for the system disclosed by Soltis and Huang in order to provide the system wherein the monitor unit comprises a plurality of weight units, each weight unit being associated with one of the units of the execution pipeline and an adder to receive a first or second value from each weight unit, responsive to the signal from the clock gating circuit.. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to process a plurality of data channels at reduced hardware costs, while maintaining a high processing speed and short time delay [Niegel: col.1, l.13 – col.2, l.41].

35. As to claim 16, Niegel, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 5.

Art Unit: 2116

36. As to claim 17, Niegel, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claim 16. Niegel, Soltis and Huang did not disclose explicitly monitoring status signals provided by the gate units.

37. It would have been obvious to one with ordinary skill in the art to monitor the activity states by monitoring the status signals provided by gate units associated with the pipeline units of the processor as the monitoring of the status signals is well-known in the art and suitable for use in the system disclosed by Niegel, Soltis and Huang. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to gauge the status of activity in the pipeline.

38. As to claim 18, Niegel, Soltis and Huang disclose each and every limitation of the claim as discussed above in reference to claims 16 and 17.

39. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dunstan, Huang and Soltis as applied to claim 9 above, and further in view of Yochai et al., US Patent 6721870, hereinafter Yochai.

40. Dunstan, Huang and Soltis disclose each and every limitation as discussed above in reference to claim 9. Dunstan, Huang and Soltis did not discuss scaling the threshold level.

41. Yochai discloses a system wherein a conversion unit scales the threshold level responsive to the current operating point [col.9, l.65 – col.10, 1.50].

42. It would have been obvious to one of ordinary skill in the art, having the teachings of Yochai, Dunstan, Huang and Soltis before him at the time the invention was made, to use the conversion unit taught by Yochai for the system disclosed by Dunstan, Huang and Soltis in order to provide the system wherein the conversion unit scales the threshold

level responsive to the current operating point. One of ordinary skill in the art would have been motivated to make such a combination as it provides an efficient way to prefetch instructions or data [Yochai: col.1, l.27 – col.2, l.11].

Response to Arguments

43. All rejections of claim limitations as filed prior to Amendment dated May 23, 2005 not argued in entirety or substantively in response filed as said Amendment have been conceded by Applicant and the rejections are maintained from henceforth.

44. Applicant's argument, see page 7 of the Amendments to the Specification, filed May 23, 2005, with respect to the objected missing Summary of the Invention have been fully considered and are persuasive. The objection of the missing Summary of the Invention has been withdrawn.

45. Applicant's arguments filed May 23, 2005, have been fully considered but they are not persuasive. Applicant alleges that "nowhere does Huang's gating circuit's signal control any power delivery to any units of the pipeline". Examiner disagrees and submits that one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). As the rejection above demonstrates, Huang and Soltis combined do teach a power delivery unit to provide power to the execution pipeline at a specified operating point, wherein the power delivery unit includes a clock gating circuit to control power delivery to one or more units of the execution pipeline.

Conclusion

46. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2116

Tse Chen
June 15, 2005



LYNNE H. BROWNE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100